ADC 6 Spécifications Page 72

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 80
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 71
ADC12D1800RF
SNAS518I JULY 2011REVISED JANUARY 2014
www.ti.com
Table 6-21. Bias Adjust
Addr: 6h (0110b) POR state: 1C2Eh
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Name MPA(15:0)
POR 0 0 0 1 1 1 0 0 0 0 1 0 1 1 1 0
Bits 15:0 MPA(15:0): Max Power Adjust. This register must be written to 1C0Eh to achieve full rated performance for Fclk >
1.6GHz.
Table 6-22. DES Timing Adjust
Addr: 7h (0111b) POR state: 8142h
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Name DTA(6:0) Res
POR 1 0 0 0 0 0 0 1 0 1 0 0 0 0 1 0
Bits 15:9 DTA(6:0): DES Mode Timing Adjust. In the DES Mode, the time at which the falling edge sampling clock samples relative to
the rising edge of the sampling clock may be adjusted; the automatic duty cycle correction continues to function. See Input
Control and Adjust for more information. The nominal step size is 30fs.
Bits 8:0 Reserved. Must be set as shown.
Table 6-23. Reserved
Addr: 8h (1000b) POR state: 0F0Fh
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Name Res
POR 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
Bits 15:0 Reserved. Must be set as shown.
Table 6-24. Reserved
Addr: 9h (1001b) POR state: 0000h
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Name Res
POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bits 15:0 Reserved. Must be set as shown.
Table 6-25. Q-channel Offset Adjust
Addr: Ah (1010b) POR state: 0000h
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Name Res OS OM(11:0)
POR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bits 15:13 Reserved. Must be set to 0b.
Bit 12 OS: Offset Sign. The default setting of 0b incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting
this bet to 1b incurs a negative offset of the set magnitude.
Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding).
The range is from 0 mV for OM(11:0) = 0d to 45 mV for OM(11:0) = 4095d in steps of ~11 µV. Monotonicity is specified by
design only for the 9 MSBs.
Code Offset [mV]
0000 0000 0000 (default) 0
1000 0000 0000 22.5
1111 1111 1111 45
72 Functional Description Copyright © 2011–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ADC12D1800RF
Vue de la page 71
1 2 ... 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Commentaires sur ces manuels

Pas de commentaire