ADC 6 Spécifications Page 14

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 80
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 13
GND
V
A
GND
V
A
GND
V
A
50 k:
V
A
GND
GND
V
A
ADC12D1800RF
SNAS518I JULY 2011REVISED JANUARY 2014
www.ti.com
Table 2-2. Control and Status Balls (continued)
Ball No. Name Equivalent Circuit Description
Calibration cycle initiate. The user can command
the device to execute a self-calibration cycle by
holding this input high a minimum of t
CAL_H
after
having held it low a minimum of t
CAL_L
. If this input
is held high at the time of power-on, the automatic
power-on calibration cycle is inhibited until this
D6 CAL
input is cycled low-then-high. This pin is active in
both ECM and Non-ECM. In ECM, this pin is
logically OR'd with the CAL Bit (Addr: 0h, Bit 15)
in the Control Register. Therefore, both pin and bit
must be set low and then either can be set high to
execute an on-command calibration.
Calibration Running indication. This output is
B5 CalRun logic-high while the calibration sequence is
executing. This output is logic-low otherwise.
Power Down I- and Q-channel. Setting either input
to logic-high powers down the respective I- or Q-
channel. Setting either input to logic-low brings the
respective I- or Q-channel to an operational state
U3 PDI after a finite time delay. This pin is active in both
V3 PDQ ECM and Non-ECM. In ECM, each Pin is logically
OR'd with its respective Bit. Therefore, either this
pin or the PDI and PDQ Bit in the Control Register
can be used to power-down the I- and Q-channel
(Addr: 0h, Bit 11 and Bit 10), respectively.
Test Pattern Mode select. With this input at logic-
high, the device continuously outputs a fixed,
repetitive test pattern at the digital outputs. In the
A4 TPM
ECM, this input is ignored and the Test Pattern
Mode can only be activated through the Control
Register by the TPM Bit (Addr: 0h, Bit 12).
Non-Demuxed Mode select. Setting this input to
logic-high causes the digital output bus to be in
the 1:1 Non-Demuxed Mode. Setting this input to
A5 NDM logic-low causes the digital output bus to be in the
1:2 Demuxed Mode. This feature is pin-controlled
only and remains active during ECM and Non-
ECM.
14 Device Information Copyright © 2011–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: ADC12D1800RF
Vue de la page 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 79 80

Commentaires sur ces manuels

Pas de commentaire