ADC 6 Spécifications Page 31

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 80
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 30
ADC12D1800RF
www.ti.com
SNAS518I JULY 2011REVISED JANUARY 2014
LVDS OUTPUT OFFSET VOLTAGE (V
OS
) is the midpoint between the D+ and D- pins output voltage
with respect to ground; i.e., [(V
D
+) +( V
D
-)]/2. See Figure 4-1.
MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs.
These codes cannot be reached with any input value.
MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full
scale.
NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the first code transition is from the
ideal 1/2 LSB above a differential V
IN
/2. For the ADC12D1800RF the reference voltage is assumed to be
ideal, so this error is a combination of full-scale error and reference voltage error.
NOISE FLOOR DENSITY is a measure of the power density of the noise floor, expressed in dBFS/Hz and
dBm/Hz. '0 dBFS' is defined as the power of a sinusoid which precisely uses the full-scale range of the
ADC.
NOISE POWER RATIO (NPR) is the ratio of the sum of the power outside the notched bins to the sum of
the power in an equal number of bins inside the notch, expressed in dB.
OFFSET ERROR (V
OFF
) is a measure of how far the mid-scale point is from the ideal zero voltage
differential input.
Offset Error = Actual Input causing average of 8k samples to result in an average code of 2047.5.
OUTPUT DELAY (t
OD
) is the time delay (in addition to Latency) after the rising edge of CLK+ before the
data update is present at the output pins.
OVER-RANGE RECOVERY TIME is the time required after the differential input voltages goes from ± 1.2V
to 0V for the converter to recover and make a conversion with its rated accuracy.
PIPELINE DELAY (LATENCY) is the number of input clock cycles between initiation of conversion and
when that data is presented to the output driver stage. The data lags the conversion by the Latency plus
the t
OD
.
POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal
1-1/2 LSB below a differential +V
IN
/2. For the ADC12D1800RF the reference voltage is assumed to be
ideal, so this error is a combination of full-scale error and reference voltage error.
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the fundamental for a
single-tone to the rms value of the sum of all other spectral components below one-half the sampling
frequency, not including harmonics or DC.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms
value of the fundamental for a single-tone to the rms value of all of the other spectral components below
half the input clock frequency, including harmonics but excluding DC.
SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values
of the input signal at the output and the peak spurious signal, where a spurious signal is any signal
present in the output spectrum that is not present at the input, excluding DC.
θ
JA
is the thermal resistance between the junction to ambient.
θ
JC1
represents the thermal resistance between the die and the exposed metal area on the top of the
HSBGA package.
θ
JC2
represents the thermal resistance between the die and the center group of balls on the bottom of the
HSBGA package.
Copyright © 2011–2014, Texas Instruments Incorporated Specification Definitions 31
Submit Documentation Feedback
Product Folder Links: ADC12D1800RF
Vue de la page 30
1 2 ... 26 27 28 29 30 31 32 33 34 35 36 ... 79 80

Commentaires sur ces manuels

Pas de commentaire